Searching PAJ

Page 1 of 2

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

04-313996

(43)Date of publication of application: 05.11.1992

(51)int.Ci.

H04R 3/12

(21)Application number : 03-004842

(71)Applicant : MITSUBISHI ELECTRIC CORP

(22)Date of filing: 21.01.1991 (72)Inventor: OKINO NOBORU


OSUGA YOSHIHARU YASHIMA NOBORU

(54) MULTI-AMPLIFIER SYSTEM SPEAKER SYSTEM

(57)Abstract

PURPOSE: To obtain the multi-amplifier system speaker system realizing high fidelity acoustic reproduction by realizing a flat sound pressure characteristic of a radiation sound from each speaker and a linear phase, eliminating a phase difference and a delay time difference from each radiation so as to make the overall sound pressure characteristic flat.

CONSTITUTION: Each channel is provided with a decimation circuit 1 to decrease a sampling frequency of a digital input signal, a frequency band split circuit 4, a characteristic correction use inverse filter to realize a flat sound pressure characteristic and linear phase characteristic of a speaker unit 3, a delay time correction circuit 8, a D/A converter circuit 5 converting a digital signal into an analog signal, and a voice signal processing circuit connecting a power amplifier 2 and the speaker unit 3 in cascade and each channel is / configurated in parallel. In the case of an analog voice input signal, an A/D converter and an overall sound



pressure characteristic correction circuit are provided to a pre-stage of the decimation circuit.

LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]


[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

Page 1 of 1




-796-

Page 1 of 1

(7)

特別平4-313996



《年献部正書》 【统出日】平成4年5月 | 2日 【手號施正1】 【緒正対象書報名】明練書 【緒正対象項目名】図9

【制正方法】近加 【制正内容】 【図9】 従来列のブロック回路図である。